18#ifndef __HAL_DRIVER_${SERIES/DMA_IP}_DMA_H__
19#define __HAL_DRIVER_${SERIES/DMA_IP}_DMA_H__
25#if VSF_HAL_USE_DMA == ENABLED
44#if defined(__VSF_HAL_${DMA_IP}_DMA_CLASS_IMPLEMENT)
45# define __VSF_CLASS_IMPLEMENT__
46#elif defined(__VSF_HAL_${DMA_IP}_DMA_CLASS_INHERIT__)
47# define __VSF_CLASS_INHERIT__
64#ifndef VSF_${DMA_IP}_DMA_CFG_MULTI_CLASS
65# define VSF_${DMA_IP}_DMA_CFG_MULTI_CLASS VSF_DMA_CFG_MULTI_CLASS
86#define VSF_DMA_CFG_REIMPLEMENT_TYPE_ADDR ENABLED
87#define VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_MODE ENABLED
88#define VSF_DMA_CFG_REIMPLEMENT_TYPE_IRQ_MASK ENABLED
89#define VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_HINT ENABLED
90#define VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_CFG ENABLED
91#define VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_SG_CFG ENABLED
92#define VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_STATUS ENABLED
93#define VSF_DMA_CFG_REIMPLEMENT_TYPE_CFG ENABLED
94#define VSF_DMA_CFG_REIMPLEMENT_TYPE_CAPABILITY ENABLED
102#if VSF_${DMA_IP}_CFG_MULTI_CLASS == ENABLED
122#if VSF_DMA_CFG_REIMPLEMENT_TYPE_ADDR == ENABLED
126#if VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_MODE == ENABLED
180#if VSF_DMA_CFG_REIMPLEMENT_TYPE_IRQ_MASK == ENABLED
188#if VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_HINT == ENABLED
197#if VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_CFG == ENABLED
214#if VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_STATUS == ENABLED
227#if VSF_DMA_CFG_REIMPLEMENT_TYPE_CHANNEL_SG_CFG == ENABLED
239#if VSF_DMA_CFG_REIMPLEMENT_TYPE_CFG == ENABLED
247#if VSF_DMA_CFG_REIMPLEMENT_TYPE_CAPABILITY == ENABLED
249#if VSF_DMA_CFG_INHERIT_HAL_CAPABILITY == ENABLED
277#undef __VSF_HAL_${DMA_IP}_DMA_CLASS_IMPLEMENT
278#undef __VSF_HAL_${DMA_IP}_DMA_CLASS_INHERIT__
vsf_dma_channel_mode_t
Definition dma.h:86
@ VSF_DMA_PRIORITY_MEDIUM
Definition dma.h:113
@ VSF_DMA_DST_WIDTH_BYTES_32
Definition dma.h:137
@ VSF_DMA_SRC_BURST_LENGTH_64
Definition dma.h:145
@ VSF_DMA_DST_BURST_LENGTH_64
Definition dma.h:154
@ VSF_DMA_SRC_WIDTH_BYTES_8
Definition dma.h:131
@ VSF_DMA_SRC_WIDTH_BYTES_2
Definition dma.h:100
@ VSF_DMA_DST_WIDTH_BYTES_16
Definition dma.h:136
@ VSF_DMA_SRC_BURST_LENGTH_16
Definition dma.h:143
@ VSF_DMA_DST_BURST_LENGTH_128
Definition dma.h:155
@ VSF_DMA_DST_WIDTH_BYTE_1
Definition dma.h:107
@ VSF_DMA_PRIORITY_HIGH
Definition dma.h:114
@ VSF_DMA_SRC_WIDTH_BYTES_16
Definition dma.h:132
@ VSF_DMA_DST_ADDR_NO_CHANGE
Definition dma.h:105
@ VSF_DMA_DST_BURST_LENGTH_4
Definition dma.h:150
@ VSF_DMA_DST_BURST_LENGTH_1
Definition dma.h:148
@ VSF_DMA_SRC_ADDR_INCREMENT
Definition dma.h:96
@ VSF_DMA_MEMORY_TO_PERIPHERAL
Definition dma.h:89
@ VSF_DMA_DST_BURST_LENGTH_32
Definition dma.h:153
@ VSF_DMA_SRC_BURST_LENGTH_4
Definition dma.h:141
@ VSF_DMA_SRC_BURST_LENGTH_128
Definition dma.h:146
@ VSF_DMA_SRC_WIDTH_BYTE_1
Definition dma.h:99
@ VSF_DMA_MEMORY_TO_MEMORY
Definition dma.h:88
@ VSF_DMA_PRIORITY_LOW
Definition dma.h:112
@ VSF_DMA_SRC_WIDTH_BYTES_4
Definition dma.h:101
@ VSF_DMA_DST_WIDTH_BYTES_8
Definition dma.h:135
@ VSF_DMA_SRC_BURST_LENGTH_1
Definition dma.h:139
@ VSF_DMA_DST_WIDTH_BYTES_2
Definition dma.h:108
@ VSF_DMA_DST_WIDTH_BYTES_4
Definition dma.h:109
@ VSF_DMA_SRC_BURST_LENGTH_2
Definition dma.h:140
@ VSF_DMA_SRC_ADDR_DECREMENT
Definition dma.h:128
@ VSF_DMA_DST_BURST_LENGTH_8
Definition dma.h:151
@ VSF_DMA_SRC_ADDR_NO_CHANGE
Definition dma.h:97
@ VSF_DMA_DST_BURST_LENGTH_16
Definition dma.h:152
@ VSF_DMA_SRC_BURST_LENGTH_8
Definition dma.h:142
@ VSF_DMA_DST_BURST_LENGTH_2
Definition dma.h:149
@ VSF_DMA_SRC_WIDTH_BYTES_32
Definition dma.h:133
@ VSF_DMA_PRIORITY_VERY_HIGH
Definition dma.h:115
@ VSF_DMA_SRC_BURST_LENGTH_32
Definition dma.h:144
@ VSF_DMA_DST_ADDR_DECREMENT
Definition dma.h:129
@ VSF_DMA_PERIPHERAL_TO_PERIPHERAL
Definition dma.h:127
@ VSF_DMA_PERIPHERAL_TO_MEMORY
Definition dma.h:90
@ VSF_DMA_DST_ADDR_INCREMENT
Definition dma.h:104
struct vsf_dma_isr_t vsf_dma_isr_t
void vsf_dma_isr_handler_t(void *target_ptr, vsf_dma_t *dma_ptr, int8_t channel, vsf_dma_irq_mask_t irq_mask)
Definition dma.h:179
struct vsf_dma_capability_t vsf_dma_capability_t
struct vsf_dma_channel_status_t vsf_dma_channel_status_t
struct vsf_dma_channel_sg_desc_t vsf_dma_channel_sg_desc_t
vsf_dma_irq_mask_t
Definition dma.h:160
@ VSF_DMA_IRQ_MASK_HALF_CPL
Definition dma.h:164
@ VSF_DMA_IRQ_MASK_CPL
Definition dma.h:162
@ VSF_DMA_IRQ_MASK_ERROR
Definition dma.h:166
uintptr_t vsf_dma_addr_t
Definition dma.h:82
struct vsf_dma_channel_cfg_t vsf_dma_channel_cfg_t
struct vsf_dma_channel_hint_t vsf_dma_channel_hint_t
struct vsf_dma_cfg_t vsf_dma_cfg_t
vsf_arch_prio_t
Definition cortex_a_generic.h:88
#define vsf_class(__name)
Definition ooc_class.h:48
const i_spi_t vsf_spi_irq_mask_t irq_mask
Definition spi_interface.h:38
uint32_t uintptr_t
Definition stdint.h:38
unsigned uint32_t
Definition stdint.h:9
unsigned char uint8_t
Definition stdint.h:5
signed char int8_t
Definition stdint.h:4
DMA capability structure that can be reimplemented in specific HAL drivers.
Definition dma.h:228
uint8_t addr_alignment
Address alignment requirement in bytes (1 means no alignment required)
Definition dma.h:237
vsf_dma_channel_mode_t supported_modes
Definition dma.h:235
uint8_t channel_count
Number of DMA channels.
Definition dma.h:233
uint8_t support_scatter_gather
Support scatter-gather transfer.
Definition dma.h:238
uint8_t irq_count
Definition dma.h:234
uint32_t max_transfer_count
Maximum number of data items per transfer (0 means no limit)
Definition dma.h:236
inherit(vsf_peripheral_capability_t) vsf_dma_irq_mask_t irq_mask
Configuration structure for DMA.
Definition dma.h:222
vsf_arch_prio_t prio
Definition dma.h:223
dma configuration
Definition dma.h:184
uint8_t dst_request_idx
Definition dma.h:190
vsf_dma_channel_mode_t mode
Definition dma.h:185
vsf_dma_irq_mask_t irq_mask
Definition dma.h:187
uint8_t src_request_idx
Definition dma.h:189
vsf_dma_isr_t isr
Definition dma.h:186
vsf_arch_prio_t prio
Definition dma.h:188
DMA channel hint structure for channel allocation.
Definition dma.h:171
int8_t channel
Definition dma.h:172
uint8_t request_line
Definition dma.h:173
DMA scatter-gather descriptor structure.
Definition dma.h:212
uint32_t count
Definition dma.h:216
vsf_dma_addr_t src_address
Source address.
Definition dma.h:214
vsf_dma_addr_t next
Definition dma.h:217
vsf_dma_channel_mode_t mode
DMA channel mode.
Definition dma.h:213
vsf_dma_addr_t dst_address
Destination address.
Definition dma.h:215
vsf_dma_isr_handler_t * handler_fn
Definition dma.h:181
void * target_ptr
Definition dma.h:182
Definition vsf_template_dma.h:647
Definition vsf_template_hal_driver.h:203
Definition vsf_template_hal_driver.h:196
vsf_dma_channel_mode_t
Definition dma.h:127
void vsf_dma_isr_handler_t(void *target_ptr, vsf_dma_t *dma_ptr, int8_t channel, vsf_dma_irq_mask_t irq_mask)
Definition dma.h:199
vsf_dma_isr_t isr
Definition dma.h:116
vsf_dma_irq_mask_t
Definition dma.h:181