VSF Documented
|
#include "hal/vsf_hal_cfg.h"
#include "../__device.h"
#include "bf0_hal.h"
#include "sifli_bbm.h"
#include "kernel/vsf_kernel.h"
#include "hal/driver/common/swi/arm/vsf_swi_template.inc"
#include "service/trace/vsf_trace.h"
Data Structures | |
struct | mpi1_info_t |
Macros | |
#define | RCC LPSYS_RCC_BASE |
#define | ATTR_CODE ARM_MPU_ATTR(ARM_MPU_ATTR_MEMORY_(0, 0, 1, 0), ARM_MPU_ATTR_MEMORY_(0, 0, 1, 0)) |
#define | ATTR_RAM ARM_MPU_ATTR(ARM_MPU_ATTR_NON_CACHEABLE, ARM_MPU_ATTR_NON_CACHEABLE) |
#define | ATTR_DEVICE ARM_MPU_ATTR(ARM_MPU_ATTR_DEVICE, ARM_MPU_ATTR_DEVICE_nGnRnE) |
#define | ATTR_PSRAM_WB ARM_MPU_ATTR(ARM_MPU_ATTR_MEMORY_(0, 1, 1, 1), ARM_MPU_ATTR_MEMORY_(0, 1, 1, 1)) |
#define | ATTR_PSRAM_WT ARM_MPU_ATTR(ARM_MPU_ATTR_MEMORY_(0, 0, 1, 1), ARM_MPU_ATTR_MEMORY_(0, 0, 1, 1)) |
#define | WAIT_US_LOOP_CYCLE 12 |
#define | BOOT_SIP_PUYA 0 |
#define | BOOT_SIP_GD 1 |
#define | BOOT_PSRAM_APS_128P 2 |
#define | BOOT_PSRAM_APS_64P 3 |
#define | BOOT_PSRAM_APS_32P 4 |
#define | BOOT_PSRAM_APS_16P 5 |
#define | BOOT_PSRAM_WINBOND 6 |
#define | BOOT_SIP_NONE 7 |
Enumerations | |
enum | { ATTR_CODE_IDX , ATTR_RAM_IDX , ATTR_DEVICE_IDX , ATTR_PSRAM_WB_IDX , ATTR_PSRAM_WT_IDX } |
Functions | |
void | vsf_hw_clkrst_region_set_bit (uint32_t region) |
void | vsf_hw_clkrst_region_clear_bit (uint32_t region) |
uint_fast8_t | vsf_hw_clkrst_region_get_bit (uint32_t region) |
void | HardFault_Handler (void) |
void | MemManage_Handler (void) |
void | BusFault_Handler (void) |
void | mpu_config (void) |
VSF_CAL_WEAK (uint32_t SystemCoreClock) | |
VSF_CAL_RAMFUNC void | HAL_Delay_us_ (uint32_t us) |
VSF_CAL_RAMFUNC void | HAL_Delay_us (uint32_t us) |
void | HAL_Delay (uint32_t Delay) |
uint32_t | HAL_GetTick (void) |
__HAL_ROM_USED uint32_t | HAL_Get_backup (uint8_t idx) |
bool | vsf_driver_init (void) |
common hal drivers | |
#define RCC LPSYS_RCC_BASE |
#define ATTR_CODE ARM_MPU_ATTR(ARM_MPU_ATTR_MEMORY_(0, 0, 1, 0), ARM_MPU_ATTR_MEMORY_(0, 0, 1, 0)) |
#define ATTR_RAM ARM_MPU_ATTR(ARM_MPU_ATTR_NON_CACHEABLE, ARM_MPU_ATTR_NON_CACHEABLE) |
#define ATTR_DEVICE ARM_MPU_ATTR(ARM_MPU_ATTR_DEVICE, ARM_MPU_ATTR_DEVICE_nGnRnE) |
#define ATTR_PSRAM_WB ARM_MPU_ATTR(ARM_MPU_ATTR_MEMORY_(0, 1, 1, 1), ARM_MPU_ATTR_MEMORY_(0, 1, 1, 1)) |
#define ATTR_PSRAM_WT ARM_MPU_ATTR(ARM_MPU_ATTR_MEMORY_(0, 0, 1, 1), ARM_MPU_ATTR_MEMORY_(0, 0, 1, 1)) |
#define WAIT_US_LOOP_CYCLE 12 |
#define BOOT_SIP_PUYA 0 |
#define BOOT_SIP_GD 1 |
#define BOOT_PSRAM_APS_128P 2 |
#define BOOT_PSRAM_APS_64P 3 |
#define BOOT_PSRAM_APS_32P 4 |
#define BOOT_PSRAM_APS_16P 5 |
#define BOOT_PSRAM_WINBOND 6 |
#define BOOT_SIP_NONE 7 |
anonymous enum |
void vsf_hw_clkrst_region_set_bit | ( | uint32_t | region | ) |
void vsf_hw_clkrst_region_clear_bit | ( | uint32_t | region | ) |
uint_fast8_t vsf_hw_clkrst_region_get_bit | ( | uint32_t | region | ) |
void HardFault_Handler | ( | void | ) |
void MemManage_Handler | ( | void | ) |
void BusFault_Handler | ( | void | ) |
void mpu_config | ( | void | ) |
VSF_CAL_WEAK | ( | uint32_t | SystemCoreClock | ) |
VSF_CAL_RAMFUNC void HAL_Delay_us_ | ( | uint32_t | us | ) |
VSF_CAL_RAMFUNC void HAL_Delay_us | ( | uint32_t | us | ) |
void HAL_Delay | ( | uint32_t | Delay | ) |
uint32_t HAL_GetTick | ( | void | ) |